Abstract-In this contribution, we present a multiple-input multiple-output (MIMO) equalizer with decision feedback (DF) for high-speed chip-to-chip communication. We derive an elegant closed-form expression for the minimum mean square error (MMSE) equalization filters and show that the application of MIMO DF equalization (DFE) allows to significantly improve the reliability of high-speed communication over low-cost electrical interconnects.
I. INTRODUCTION
As the processing speed of integrated circuits (ICs) is ever increasing, the bit rates to be achieved by chip-to-chip communication need to scale accordingly. However, due to growing signal bandwidths, current electrical chip-to-chip interconnects start to suffer from high-frequency attenuation, caused by skin effect and dielectric loss. In addition to the intersymbol interference (ISI) resulting from channel dispersion, crosstalk (XT) originating from mutual coupling between neighboring wires further degrades the error performance. Hence, sophisticated equalization techniques are required to achieve multiGbit/s communication over low-cost electrical chip-to-chip interconnects. Most state-of-the-art transceivers apply nonlinear decision feedback equalization (DFE) or TomlinsonHirashima precoding (THP) to combat ISI [1] - [4] . In order to mitigate XT, a myriad of XT cancellation techniques have been proposed such as analog front-end design with infinite impulse response (IIR) networks [5] , proper printed circuit board (PCB) design [6] , capacitive crosstalk compensation [7] , and wavelet based filtering [8] . In [9] , it was shown that linear multiple-input multiple-output (MIMO) equalization is able to significantly outperform conventional single-input singleoutput (SISO) equalization by exploiting the XT signals rather than suppressing them.
In this work, we extend the results for linear MIMO equalization to MIMO DFE. Although the concept of MIMO DFE has been introduced in, e.g., [10] , [11] , we derive elegant closed-form matrix expressions for the feedforward and feedback equalizers, and show how the proposed equalization scheme allows to improve the reliability of high-speed offchip communication over low-cost electrical interconnects by simultaneously mitigating ISI and XT. Fig. 1 exhibits a baseband communication scheme connecting L adjacent transmitters to a MIMO DFE receiver through a typical electrical chip-to-chip interconnect consisting of L parallel lanes. Each of the L transmitters feeds a realvalued data symbol stream {a (l) (k)}, with 1 ≤ l ≤ L, to a pulse shaping filter H tr (f ) at a symbol rate 1/T . Assuming spatially and temporally independent data streams, i.e., E a
II. SYSTEM MODEL
, the average energy transmitted per symbol is given by
The direct and XT channels between the transmitters and the receiver establish a MIMO link captured by the matrix H ch (f ), the (r, p)-th entry of which is the frequency response H (r,p) ch (f ) describing the channel between the p-th transmitter and the r-th receiver, with 1 ≤ r, p ≤ L. The L received signals, affected by channel dispersion and XT, are each filtered by an analog receiver filter H rec (f ) and sampled at (a multiple of) the symbol rate 1/T FF = N FF /T ; obviously, the sampling instants {mT FF + εT } depend on the sampling phase ε. The samples n (1) (m), . . . , n (L) (m) represent additive stationary noise at the receiver. The spatial diversity offered by the channel matrix H ch (f ) can be exploited by introducing the MIMO equalization matrix H FF representing L × L fractionallyspaced feedforward equalizer filters, operating at the sampling rate N FF /T . The variables u (l) (k) based on which the symbol decisions are taken, are obtained by downsampling the outputs of H FF and by subtracting from the result the outputs of the MIMO equalization matrix H FB representing the L×L symbol-spaced feedback equalizer filters. Clearly, the feedforward equalizers operate at the sampling rate N FF /T , whereas the feedback equalizers operate at the symbol rate 1/T . Moreover, the feedback equalization filters need to be strictly causal, since only past symbol decisions can be applied to the inputs of H FB .
If the off-diagonal equalizer filters are zero, the MIMO system from Fig. 1 degenerates to a conventional SISO DFE scheme. When all feedback filters have zero coefficients, the MIMO DFE scheme reduces to the linear MIMO equalization scheme from [9] . It should be noted that the analog front end of the proposed MIMO equalization scheme is identical to the one in the case of traditional SISO equalization. Due to the larger number of discrete-time feedforward and feedback
filters, however, the digital signal processing can suffer from increased computational complexity. Nonetheless, by taking the total number of filter coefficients as complexity measure, it is shown in Sec. IV that, for a given complexity, the proposed MIMO DFE scheme outperforms both SISO DFE equalization and linear MIMO equalization.
III. MMSE MIMO DFE
Assuming that the past symbol decisions which are applied to the feedback filter are correct, the outputs {u (l) (k)} of the MIMO DFE equalization scheme, with 1 ≤ l ≤ L, are given by
where h
FB (m) are the impulse responses of the equalizer filters between the p-th input and the l-th output of the equalization matrices H FF and H FB , respectively, and the impulse response h (l,p) (m) is defined as
where the sequences {g (q,p) (m)}, with 1 ≤ q, p ≤ L, are obtained by sampling at instants {mT FF + εT } the impulse responses of the corresponding cascades
Ideally, in the absence of noise, ISI and XT, we should have
In practice, the feedforward and feedback equalization filters are finite impulse response (FIR) filters with a limited number of filter taps; we assume h (r,q)
, yielding L FB feedback filter taps. In order to enable convenient matrix notation, we introduce the L × (LL FF ) block matrix H FF comprising all feedforward equalizer coefficients
where
. . .
where the (q, p)-th entry of the L × L matrixG(m) is given by g (q,p) (m). The sequences {g (q,p) (m)} are assumed to have limited time duration, i.e., g
and for all q and p, such that the number of non-zero matrices G(m) is limited to the interval
Defining the (LL FF )-dimensional column vector n(m) as
with the p-th element ofn(m) being given by n (p) (m), and introducing the L-dimensional column vectors a(k) and u(k), the l-th elements of which are given by a (l) (k) and u (l) (k), respectively, it follows that equations (2) and (3) can be written as
It follows from (8) that the term in u(k) resulting from the additive noise n(k) is affected by the MIMO feedforward equalization matrix H FF . Hence, contrary to MIMO DFE, MIMO feedforward equalization is expected to give rise to noise enhancement. Taking (8) and (9) into account, the error vector e(k) = u(k) − a(k) between the actual output u(k) and the target output a(k) can be written as
where Ψ FF = Ψ G \ Ψ FB . As a performance measure for the proposed equalization scheme, we introduce the normalized mean square error (MSE) caused by noise, ISI, and XT:
From (10), it follows that the MSE (11) reduces to
where the superscript T denotes matrix transpose and the (LL FF ) × (LL FF ) autocorrelation matrix R n is defined as
It is readily verified that for any given feedforward filter matrix H FF , the MSE (12) is minimized by selecting the feedback filter for m ∈ Ψ FB as
Taking (14) into account, and considering the resulting similarity between (12) and [9, Eq. (12) ], the minimum mean square error (MMSE) feedforward equalization matrix H FF,MMSE minimizing the MSE between the actual output vector u(k) and the target output vector a(k) can be shown to be elegantly expressed as
Hence, (14) fully eliminates the ISI and XT terms corresponding to a(k − m), with m ∈ Ψ FB , whereas (15) reduces the remaining ISI and XT for m ∈ Ψ FF at the cost of noise enhancement. By substituting (14) and (15) in (12), the minimum MSE is shown to reduce to 
IV. NUMERICAL RESULTS
In this section, we illustrate the performance of the proposed equalization scheme on a 4 × 4 MIMO channel with strong XT, obtained from simulating an electrical chip-to-chip interconnect consisting of 4 adjacent stripline traces on a multilayer PCB. We assume unit-energy square-root raised-cosine transmit and receive filters with a 3 dB bandwidth 1/(2T ) and a roll-off factor β = 0.3. The considered constellation is 2-PAM. Furthermore, the noise samples n (l) (m) are spatially and temporally independent real-valued zero-mean Gaussian random variables with variance N 0 /2.
Under the assumption that R b = 50 Gbit/s and E s /N 0 = 20 dB, we display in Fig. 2 the 1/MSE curves as a function of the sampling phase ǫ for a number of symbol-spaced (N FF = 1) and fractionally-spaced (N FF = 2) equalization schemes. Here, it is assumed that when ε = 0, the impulse response corresponding to the frequency response H tr (f )H (1, 1) ch (f )H rec (f ) is sampled at the instant it reaches its maximum value. It can be observed from the figure that by adding L FB = 4 feedback filter taps to a linear MIMO equalization scheme with L FF = 7 (i.e., L FF,min = L FF,max = 3) feedforward filter taps, the resulting MMSE MIMO DFE scheme outperforms the linear scheme by 5 dB when N FF = 1 and by about 4 dB when N FF = 2. Obviously, this performance improvement comes with the cost of increased computational complexity. A more fair comparison is obtained by considering equalization schemes with the same total number of filter taps. For instance, if we compare the MIMO DFE scheme with a linear equalization scheme with L FF = 11 taps per feedforward filter, such that both schemes have a total number of L tot = 11 × 16 = 176 taps, we notice that the performance improvement due to DFE reduces to about 4 dB and 2.6 dB when N FF = 1 and N FF = 2, respectively. However, given a total number of filter taps, it is still much more effective to use a MIMO DFE scheme than a linear MIMO equalization scheme. Additionally, if we compare the MIMO DFE scheme with a SISO DFE scheme with L FF,max = 14, L FF,min = 13, and L FB = 16, such that L tot = 176, we observe that the MIMO DFE scheme outperforms the SISO DFE scheme by about 2.4 dB and 2.6 dB when N FF = 1 and N FF = 2, respectively. Note that the SISO DFE scheme treats the XT as additional Gaussian noise, as shown in [9] . Finally, by sampling at twice the sampling rate, the MSE performance of the MIMO DFE scheme is shown to be improved by about 2 dB. The above observations indicate that (fractionally-spaced) MIMO DFE has the potential to significantly improve the performance of high-speed chip-to-chip communication over low-cost electrical interconnects.
In Fig. 3 , we show the BER versus E s /N 0 for the equalization schemes from Fig. 2 . For each scheme, we can obtain the optimal sampling phase from Fig. 2 . However, since the MSE shows only minor variations as a function of ε, we select ε = −0.25 for all sampling schemes for the sake of simplicity. Considering a target BER of 10 −12 and fractionally-spaced equalization (N FF = 2), the MIMO DFE scheme outperforms the linear MIMO equalization scheme (with L FF = 11) by 6 dB and the SISO DFE scheme by about 4.5 dB, despite the identical total number of filter taps. For symbol-spaced equalization (N FF = 1), the BER degradation between the MIMO and SISO DFE schemes is larger than for N FF = 2, whereas the linear MIMO schemes do not achieve the target BER because of an error floor. Note that, due to error propagation, the actual BER will be slightly worse than the BER curves shown in Fig. 3 . However, the conclusions drawn at the target BER of 10 −12 remain valid, since for such low BERs, the effect of error propagation can be neglected.
V. CONCLUSIONS
In this contribution, we derived neat closed-form expressions for the MMSE equalization filters of a MIMO DFE scheme. We demonstrated the potential of the proposed scheme to improve the reliability of high-speed chip-to-chip communication over low-cost electrical interconnects. In particular, we showed that MIMO DFE allows to significantly outperform both linear MIMO equalization and conventional SISO DFE, even given a total number of filter taps.
